Abstract-This paper presents a new code optimiza-
Introduction
A major goal of current research efforts in the area of code generation for embedded processors is to overcome the insufficient code quality of current DSP compilers, which still makes time-consuming assembly-level programming of DSP software essential [1] . Traditionally, DSPs have been mainly used for implementation of data flow dominated applications. Consequently, much of the recent work on code optimization for DSPs has focussed on data flow graphs, e.g., [2, 3, 4, 5, 6] . However, automotive applications and telecom protocol functions also require a significant amount of control functionality to be implemented by DSPs. Effective compilation techniques are particularly important for control dominated applications, since usually no assembly code library support is available for control functions.
The source code of control dominated applications typically contains a large number of if-then-else (ITE) statements. Classical compiler technology uses conditional jumps for implementation of ITE statements. However, the presence of many conditional jumps has a negative impact on code performance in particular for deeply pipelined and highly parallel VLIW-like processors. Therefore, an alternative architectural support for ITE statements, called condi-
The author acknowledges the support by HP EEsof tional instructions, have been implemented in several recent embedded processors. Such instructions may implement ITE statements without altering the control flow in a machine program, i.e. without modifying the program counter.
In this paper, we present a technique for optimized implementation of nested ITE statements for a class of VLIW processors. Since embedded applications mostly have to meet real-time constraints, the goal is to minimize the worstcase execution time of a (control dominated) software function. This is performed by appropriately selecting either a conditional jump or a conditional instruction based implementation scheme for each ITE statement.
The structure of the paper is as follows: Section 2 gives an introduction to conditional instructions and their use in machine programs. Section 3 describes the alternative implementation schemes for ITE statements using conditional jumps and conditional instructions. Sections 4 and 5 describe the proposed two-pass optimization technique. In section 6, we provide experimental results for a recent VLIW DSP, the TI C62xx. Finally, section 7 gives conclusions.
Conditional instructions
A conditional instruction "[C] I" consists of a Boolean condition C and a "regular" machine instruction I, e.g., an arithmetic operation, a register move, or a jump. Instruction I is executed, if and only if the C evaluates to true at the point of time when the control flow in a machine program reaches I. Otherwise, instruction I behaves like a no-operation. The condition C is stored in a machine register R. By definition, C is false if R = 0 , and true otherwise. The notation "[!C] I" denotes a conditional instruction with a negated condition, Several recent VLIW-like architectures, such as the Texas Instruments C62xx or the Philips Trimedia TM1000, show full support for conditional instructions. Also the next generation of 64-bit Intel processors will be equipped with this feature [8] . For such machines, the decision of whether to implement an ITE statement by conditional jumps or by conditional instruction execution has a large impact on code quality in terms of worst-case execution time. In the following, we denote these two schemes by c-jump and c-exec.
Using c-exec instead of c-jump may increase the code performance by a twofold effect: Due to control hazards in the instruction pipeline, execution of jump instructions usually causes a jump penalty, i.e., the pipeline needs to be stalled for some machine cycles. This problem is avoided if conditional instructions are used, because these do not alter the control flow in a program. In turn, this leads to larger branch-free (basic) blocks in the program, which give higher opportunities for parallelization of instructions. On the other hand, using c-exec may also degrade performance due to resource contentions. Previous work on exploiting conditional instructions during compilation [9, 10] is primarily based on estimated execution times only for single basic blocks. Furthermore, focus has been on minimizing the average execution time. In contrast, our technique estimates the worst-case execution time, which is more relevant for real-time applications, and it handles complete (possibly nested) ITE statements with multiple blocks at a time.
ITE implementation schemes
This section presents and analyzes the different implementation schemes used in our approach. Both for c-jump and cexec two cases have to be considered, depending on whether or not ITE statements are nested.
c-jump
Let S = cond; B T ; B E be an ITE statement, where B T and B E are basic blocks. The standard replacement scheme using conditional jumps is: ...
The condition is evaluated into a register c, and dependent on its value, either B T or B E get executed. Then, control flow joins at the next instruction after S.
Let T B denote the time to execute a basic block B, and let J be the (machine-dependent) jump penalty. If the conditional jump is taken (i.e., condition c is true) then the execution time for the ITE statement S is T 1 S = J + T B T . If the jump is not taken, then two jump instructions are executed, and the time is T 2 S = 2 J + T B E .
The worst-case execution time (neglecting the time for condition evaluation) is TS = maxT 1 S; T 2 S .
c-exec
For a non-nested ITE statement S = cond; B T ; B E , the c-exec implementation scheme looks as follows:
The notation "[c] B" denotes the conditional execution of all instructions in a block B. The worst-case execution time when using c-exec is TS = T B T B E , where " " denotes the concatenation of blocks. In total, c-exec leads to a shorter worst-case execution time than c-jump, exactly if TB T B E maxJ + TB T ; 2 J + TB E Note that, in VLIW processors, TB T B E is frequently much less than TB T +TB E , because the instructions in B T and B E may be partially executed in parallel. On the other hand it is obvious that c-exec is not guaranteed to be the fastest alternative in any case.
c-jump with precondition
The above c-jump and c-exec implementation schemes are in general only valid for innermost ITE statements, where the then and else blocks are basic blocks. However, in general we have to cope with nested ITE statements. As shown above, the c-exec scheme requires that the then and else blocks B T and B E of ITE statement S be executed dependent on a condition c. Let S = cond; B T ; B E be an arbitrary ITE statement, and let p be the precondition of S. Then, the following cjump implementation scheme is used. ...
The whole statement S must only be executed if p is true. The condition for executing B T is p^cond, while B E must be executed exactly if p^NO T cond is true.
After execution of the conditional instruction "[!p] c = 0", the condition register c contains the value of p^cond. If this value is true, then a jump to B T is taken, and B T is executed unconditionally. If the jump is not taken, then either p or cond are false. By propagating p as a precondition to B E it is guaranteed, that B E is executed if and only if p^NO T cond is true.
c-exec with precondition
Alternatively, a c-exec scheme can be used, in which case the implementation scheme is the following: Figure 1 : Illustration of the c-jump and c-exec ITE implementation schemes
The correctness of this scheme follows by a similar argumentation as for c-jump. Both schemes are exemplified in fig. 1 using a sequential assembly syntax. We now consider how the fastest implementation scheme can be selected for each ITE statement. Obviously, the execution time for an ITE statement S = cond; B T ; B E depends on the execution times for B T and B E . In turn, these depend on the ITE implementation versions selected for the ITE statements inside B T and B E . However, also a converse dependence exists, since the execution times for B T and B E depend on the implementation version for S itself: As can be seen in the generalized implementation schemes, both cjump and c-exec may require some setup code, which contributes to the total execution time. This setup code consists of additional instructions required to compute preconditions for B T and B E (excluding the code for evaluating the ITE condition itself). For instance, c-exec with precondition has three setup instructions:
Since the amount of setup code is different for c-jump and cexec, the execution times for ITE statements inside B T and B E depend on the implementation of S. Especially for small blocks, that consist of very few instructions, the execution time overhead due to the setup code must not be neglected in order to achieve accurate estimations. This means, that the fastest implementation version for each ITE statement cannot be decided locally, but that information must be passed both bottom-up and top-down through different ITE nesting levels. We therefore use a two-pass dynamic programming technique described in the following two sections. In the first (bottom-up) pass, a cost estimation table is computed for each ITE statement. The tables are used in the second (top-down) pass to select the fastest implementation for the ITE statements at each level.
Cost table computation
Setup costs: The setup cost of an ITE statement S is defined as the number of instructions in the setup code in the implementation of S. The setup cost is a constant implied by the chosen implementation scheme and the existence of a precondition for S. Thus, it can be determined by table lookup. Table 1 shows the setup costs 1 for the implementation schemes shown in sections 3.1 to 3.4 and defines a notation for each case.
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In turn, this decision makes the presence or the absence of a precondition for B T and B E known. This information is exploited at the next lower level, and the process is continued down to the innermost ITE statements. The complete optimization procedure is illustrated in fig. 2 .
Since in both the bottom-up and the top-down pass each ITE statement is visited only once, the total runtime of the dynamic programming technique is linear in the number of ITE statements.
Experimental results
We have evaluated the proposed optimization technique for a TI C62xx [7] , a fixed-point VLIW DSP that issues up to 8 instructions per cycle. We have compared the worst-case execution times of code generated by our technique to the code generated by the TI C6x ANSI-C compiler. For experimentation, we have compiled 10 control-intensive pieces of ANSI-C code extracted from the ADPCM transcoder "g721.c" included in the DSPStone benchmark suite [1] and from an ANSI-C MPEG package. Table 2 shows the characteristics (number of ITE statements, maximum nesting level, number of statements in the intermediate representation) of the code fragments we have tested.
In order to determine the net effect of our optimization technique, we have used the following methodology: The C source code was first compiled by an ANSI C frontend into an intermediate representation (IR). The IR essentially consists of three-address code, but originally retains all sourcelevel ITE statements. On the IR we have applied the presented technique to replace all ITE statements by (conditional) assignments and jumps. From the modified IR, we have generated symbolic sequential C62xx assembly code. This sequential code has been processed by the TI assembly optimizer, that performs register allocation, and scheduling J to a value of 4, while for the parallelism parameter K (see section 4) we empirically found a value of 3 most appropriate. The code generated in this way has been compared to the code that was directly generated through the TI C compiler. The worst-case execution times (in instruction cycles) are shown in Columns 2 and 3 show the execution times when using the c-jump and c-exec schemes only, respectively. Column 4 shows the results for optimized ITE implementation, and column 5 gives the corresponding results for the TI C compiler. In most cases, our technique was able to generate faster code. In a few cases, due to inaccuracies in the estimations, the "optimized" solutions computed by dynamic programming are worse than the pure c-jump or c-exec solutions. However, the two larger and deeply nested examples ("code adj2" and "code adj3") indicate that exclusively using either c-jump or c-exec is not a good approach, but that the optimum in general is located somewhere in between.
Conclusions
This paper has presented a new optimization technique for mapping control-intensive programs to embedded VLIW processors. The technique makes use of conditional instructions and aims at globally selecting the fastest ITE implementations across all nesting levels. Its efficacy has been demonstrated for a recent VLIW DSP. Since the optimization is guided by machine-dependent parameters, we expect that comparable results can be achieved for similar VLIW machines. The dynamic programming technique is not affected by the replacement of the cost estimation functions. Therefore, the simple and fast estimation techniques presented here might be substituted in the future by more accurate and timeintensive procedures that exploit schedulability information.
